
First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999










First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## **Program Concept**








First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## **Context Switchable Reconfigurable Computer**





# World's First!! Dynamically Reconfigurable (logic function implementations changed while processing is underway)

Multiple (multiple contexts stored internally on device)

Context Switching (replacing one logic function implementation in an FPGA with another) Device (multiple

implementation in an FPGA with another) *Device* (multiple contexts and FPGA within single device)

#### CSRC Effort:

Optimized for DSP and Glue Logic
 Capable of internally storing 4 contexts
 Contexts can be switched in ONE clock cycle
 Data in flip-flops & LUTS can be shared between contexts

Two data sharing schemes ( global and public/private addressable)

Context switch initiated either by internal logic or by external pins

Background loading of contexts

First CSRC Prototype Device Has Been Produced



## DARPA

# Actel Introduces New Line





First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## **ACS Insertion**



#### DARPA Geolocation effort using GateField Modular ProASIC Architecture FPGA to implement LORAN

- Replaces a PC and TMS320C30 DSP card solution with a single FPGA, single PC/104 board solution . . . removed need for any "glue logic"
- ♦ The LORAN implementation was used in the Geolocation demonstration in November 1998 at Fort Benning's military operations in urban terrain facility
- Resulted in a single board solution that was impossible without going to a costly and time consuming ASIC implementation

FPGA solution can be altered to address future/changed requirements





Single 3.75 x 3.55 inch PC/104 card implementation



# Commercial ACS Board Product





#### **NEW IDEAS**

- Hybrid FPGA/DSP co-processor architecture
- Design methodology for FPGA/DSP co-design
- Automatic target recognition (ATR) image processing kernels using hybrid FPGA/DSP architecture

**FUTURE** 

#### ..

Continued Involvement in ACS community Evolution of new commercial products within ACS community and ACS applications

New AMS board supporting new Xilinx Virtex chip significantly influenced by DARPA ACS SLAAC!!

#### **IMPACT**

- Formal design methodology greatly improves productivity of application designers using hybrid FPGA/DSP systems
- High-performance ATR system development made easier and better

First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999





## ACS RISC + Reconfigurable Array architectures entering commercial products



- Trisend (http://www.triscendcorp.com/) announces industry's first 32-bit configurable processor family
  - SRAM-based configurable system logic cells
  - ARM7TDMI<sup>™</sup> RISC core
  - agreement with SHARP to produce devices in 1999
- Chameleon Systems (http://www.cmln.com/)




Adaptive Silicon Inc., new company spin-off from National Semi-Conductor looking to produce "NAPA-1000"

**Berkeley BRASS effort** 



# Commercial ACS Java Products





First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



ACS Architecture Efforts Impact Commercial Reconfigurable Products




## ACS RISC + Reconfigurable Array architectures entering commercial products



- Trisend (http://www.triscendcorp.com/) announces industry's first 32-bit configurable processor family
  - SRAM-based configurable system logic cells
  - ARM7TDMI™ RISC core
  - agreement with SHARP to produce devices in 1999
- Chameleon Systems (http://www.cmln.com/)





**Berkeley BRASS effort** 



#### ACS Challenge Problems




- Surveillance Challenge Problem (Sandia National Lab)
- IR Automatic Target Recognition: Tank Application (Night Vision Lab)
- Sonar Adaptive Beamforming (Naval Undersea Warfare Center)
- INFOSEC Separation Challenge (National Security Agency)
- INFOSEC Architectures for Security (NSA)
- Video: Face Recognition (NSA)
- Video: Text Recognition (NSA)
- Fault-tolerant/Low-power Applications (JPL)
- RF Transient Signal Analysis (Los Alamos National Lab)
- Plume Detection and Laser Spectral Analysis (LANL)

First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



#### **Near-Term Demos**








# Near Term Insertions/Demo






First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## **NVL IR/ATR Demonstration**







## Near Term Insertion/Demo



#### Electronic Countermeasures Analysis (ECMA) Insertion



AN/SPY-1 GSA CABINET (4 BAY)

Lockheed-Martin


- Current AN/SPY-1 Radar ECMA Equipment Was Designed in the 1970s
  - Module Functions Hard-Wired
  - Modification is Difficult;Impacts Ship Schedules
  - Current Subsystem Cannot Adapt to New Threats
  - ECMA Processor Consumes Entire Equipment Frame
- Current Shipboard ECMA Processor Requires Upgrade
  - Current ECMA frame is completely full, no room for growth
  - AEGIS MUST respond to new TBMD mission;
  - Must be able to respond to new threat scenarios


First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## Tall Poles in the Tent







First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



# **Dynamic Reconfiguration**



- Need to address microsecond to nanosecond reconfiguration -
  - identify need,
  - identify specific applications,
  - develop algorithms,
  - identify hardware platforms
    - = exploit emulation where possible
    - = exploit partial reconfiguration, even if limited
  - runtime system support


Reconfiguration times are taking up greater than 75% of the total processing times!!!





#### Three "flavors" of dynamic reconfiguration

- Constant Interconnect
  - the interconnect remains the same
  - function blocks are reconfigured to effect a new capability
- Constant Function
  - · function blocks remain the same
  - interconnect is reconfigured to effect a new capability
- Complete Reconfiguration
  - both interconnect and function blocks change to effect a new capability

First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999








First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## TOTAL RECONFIGURATION








# Key Challenge: Compilation times







First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## **Things to Come**









First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



#### Defacto: ACS Development Environments







First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999





# ACS and Evolvable Hardware





Jose's view of Evolvable Hardware:

An exciting field...
However....
Healthy skepticism

First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## Why ACS Interest?



- Using devices that are at the cornerstone of ACS
- Another way to explore the design space
- How to deal with increasing number of gates ...
  - 1 Billion transistors = 400, 000, 000 gates
- A "solution" to the Place-Route problem
- IT'S FUN!!



## **Evolvable Hardware ACS Interest**



- What are the appropriate hardware building blocks to support exploitation of evolvable hardware?
  - Granularity
  - Digital/Analog?
  - Architecture
  - How/where to best conduct the fitness evaluation
- What user tools are required?
  - Front-end development environment
  - Debugging... how can we "see" what's going on?
- What is the class of problems best /worst suited for Evol HW solutions?

First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



## **Evolvable HW "Issues"**




- How to handle Verification?
  - Safety: hardware and platform
- Reproducibility
  - Can the created circuit be readily reproduced, relocated, understood?
- Robustness/Testability



# EH Solution for Freq Discriminator






First NASA/DoD Workshop on Evolvable Hardware July 19 - 21, 1999



#### **ACS Stressmarks**





#### **GOALS**

- Provide publicly available set of standard benchmarks for evaluating configurable computing systems
- Address the entire range of issues in benchmarking, including benchmark specification, procedures, metrics, and wide availability

How do we know we're "getting better"?

- Versatility measures the ability to perform a varied computational sequence Image compression (2D Wavelet Transform, Quantization, Runlength Encoding, and Entrophy Encoding)
- Capacity measures the usable reconfigurable capacity Huffman Encoding
- Timing Sensitivity measures the ability to implement a time-critical application CORDIC Algorithm
- Scalability measures the ability to implement an application across multiple-devices
   Fast Fourier Transform (FFT)
- Interfacing measures the ability to operate within a heterogeneous architecture, interface to a general-purpose and/or application-specific processor - Continuous False Alarm Rate
- CAD Benchmark measure the ability to utilize/support an architecture Boolean Satisfiability



## VECTOR, IMAGE, SIGNAL PROCESSING





#### GOALS:

- Create a Vector/Signal/Image Processing (VSIP)
  Forum composed of industry, government,
  users, and academia
- Define industry standard vector, signal, and image processing API/library for embedded real-time signal processing
- Enable standardization for software portability reuse, interoperability, low cost COTS upgrade path, lower life cycle costs, etc.
- Develop and freely distribute: API Standard Spec., C Reference Implementation, Test Suite STATUS:
- Draft VSIP Standards Documents available: Signal Processing, Vector, Image Processing, Support, Scalar, and Linear Algebra Library Routines (in .pdf Format via VSIP web site)
- Single Processor VSIP C Reference Library, Core Workstation Library, and Validation Suite (not all functions) in pre-Alpha/Alpha testing and evaluation
- Current VSIP Member organizations include Embedded Processing developers, Workstation developers, Tool developers, Academia, and Government

#### VSIP Site: http://www.vsip.org

VSIP Forum Chair: David Schwartz, HRL Laboratory, Malibu, CA (310) 317-5216 daschwartz@hrl.com